

**AMENDMENTS TO CLAIMS:**

The listing of claims will replace all prior versions, and listings of claims in the application:

**LISTING OF CLAIMS:**

1. (Previously presented) A method for accessing a FIFO memory from a CPU comprising:

receiving one read or write request from the CPU, the read or write request specifying an address;

determining if the address is within a range of multiple addresses; and

causing the FIFO memory to be accessed whenever the address is within the range of multiple addresses, the FIFO memory being identified by and accessible only through a single address, and reading from or writing to the FIFO memory a plurality of times through the single address in response to the one read or write request from the CPU.

2-4. (Cancelled)

5. (Previously presented) An apparatus comprising:

a FIFO memory identified by and accessible only through a single address; and

at least one unit that

receives one read or write request from a CPU, the read or write request specifying an address,

determines if the address is within a range of multiple addresses, and

causes the FIFO memory to be accessed whenever the address is within the range of multiple addresses, and

reads from or writes to the FIFO memory a plurality of times through the single address in response to the one read or write request from the CPU.

6-8. (Cancelled)

9. (Previously presented) A medium readable by a machine embodying a program of instructions executable by the machine to perform a method for accessing a FIFO memory from a CPU, the method comprising the steps of:

receiving one read or write request from the CPU, the read or write request specifying an address;

determining if the address is within a range of multiple addresses; and

causing the FIFO memory to be accessed whenever the address is within the range of multiple addresses, the FIFO memory being identified by and accessible only through a single address, and reading from or writing to the FIFO memory a plurality of times through the single address in response to the one read or write request from the CPU.

10-12. (Cancelled)

13. (Previously presented) A system for burst mode data transfers, comprising:

a bus;

a CPU, coupled with the bus to place a plurality of requests on the bus, each of the plurality of requests specifying an address;

a FIFO memory, coupled with the bus, the memory being identified by and accessible only through a single address; and

at least one unit, coupled with the bus and with the FIFO memory that receives one read or write request from a CPU, the read or write request specifying an address,

determines if the address is within a range of multiple addresses, and

causes the FIFO memory to be accessed whenever the address is within the range of multiple addresses, and

reads from or writes to the FIFO memory a plurality of times through the single address in response to the one read or write request from the CPU.

14-20. (Cancelled)